Back to Gate-Level Leakage Characterization in Ultra- Low Power CMOS Circuits Using Time- Resolved Simulation Frameworks Gate-Level Leakage Characterization in Ultra- Low Power CMOS Circuits Using Time- Resolved Simulation Frameworks